|
 |
07611bc |
From patchwork Wed Oct 26 15:17:01 2016
|
|
|
07611bc |
Content-Type: text/plain; charset="utf-8"
|
|
|
07611bc |
MIME-Version: 1.0
|
|
|
07611bc |
Content-Transfer-Encoding: 7bit
|
|
|
07611bc |
Subject: [3/5] ARM: OMAP4+: Fix bad fallthrough for cpuidle
|
|
|
07611bc |
From: Tony Lindgren <tony@atomide.com>
|
|
|
07611bc |
X-Patchwork-Id: 9397501
|
|
|
07611bc |
Message-Id: <20161026151703.24730-4-tony@atomide.com>
|
|
|
07611bc |
To: linux-omap@vger.kernel.org
|
|
|
07611bc |
Cc: Nishanth Menon <nm@ti.com>, Dmitry Lifshitz <lifshitz@compulab.co.il>,
|
|
|
07611bc |
Dave Gerlach <d-gerlach@ti.com>,
|
|
|
07611bc |
Enric Balletbo Serra <eballetbo@gmail.com>,
|
|
|
07611bc |
"Dr . H . Nikolaus Schaller" <hns@goldelico.com>,
|
|
|
07611bc |
Pau Pajuel <ppajuel@gmail.com>, Grazvydas Ignotas <notasas@gmail.com>,
|
|
|
07611bc |
Benoit Cousson <bcousson@baylibre.com>,
|
|
|
07611bc |
Santosh Shilimkar <ssantosh@kernel.org>,
|
|
|
07611bc |
Javier Martinez Canillas <javier@dowhile0.org>,
|
|
|
07611bc |
Robert Nelson <robertcnelson@gmail.com>,
|
|
|
07611bc |
Marek Belisko <marek@goldelico.com>, linux-arm-kernel@lists.infradead.org
|
|
|
07611bc |
Date: Wed, 26 Oct 2016 08:17:01 -0700
|
|
|
07611bc |
|
|
|
07611bc |
We don't want to fall through to a bunch of errors for retention
|
|
|
07611bc |
if PM_OMAP4_CPU_OSWR_DISABLE is not configured for a SoC.
|
|
|
07611bc |
|
|
|
07611bc |
Fixes: 6099dd37c669 ("ARM: OMAP5 / DRA7: Enable CPU RET on suspend")
|
|
|
07611bc |
Signed-off-by: Tony Lindgren <tony@atomide.com>
|
|
|
07611bc |
---
|
|
|
07611bc |
arch/arm/mach-omap2/omap-mpuss-lowpower.c | 5 ++---
|
|
|
07611bc |
1 file changed, 2 insertions(+), 3 deletions(-)
|
|
|
07611bc |
|
|
|
07611bc |
diff --git a/arch/arm/mach-omap2/omap-mpuss-lowpower.c b/arch/arm/mach-omap2/omap-mpuss-lowpower.c
|
|
|
07611bc |
--- a/arch/arm/mach-omap2/omap-mpuss-lowpower.c
|
|
|
07611bc |
+++ b/arch/arm/mach-omap2/omap-mpuss-lowpower.c
|
|
|
07611bc |
@@ -244,10 +244,9 @@ int omap4_enter_lowpower(unsigned int cpu, unsigned int power_state)
|
|
|
07611bc |
save_state = 1;
|
|
|
07611bc |
break;
|
|
|
07611bc |
case PWRDM_POWER_RET:
|
|
|
07611bc |
- if (IS_PM44XX_ERRATUM(PM_OMAP4_CPU_OSWR_DISABLE)) {
|
|
|
07611bc |
+ if (IS_PM44XX_ERRATUM(PM_OMAP4_CPU_OSWR_DISABLE))
|
|
|
07611bc |
save_state = 0;
|
|
|
07611bc |
- break;
|
|
|
07611bc |
- }
|
|
|
07611bc |
+ break;
|
|
|
07611bc |
default:
|
|
|
07611bc |
/*
|
|
|
07611bc |
* CPUx CSWR is invalid hardware state. Also CPUx OSWR
|